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ABSTRACT
Quantum computation is traditionally expressed in terms of quan-
tum bits, or qubits. In this work, we instead consider three-level
qutrits. Past work with qutrits has demonstrated only constant fac-
tor improvements, owing to the log2(3) binary-to-ternary compres-
sion factor. We present a novel technique using qutrits to achieve
a logarithmic depth (runtime) decomposition of the Generalized
Toffoli gate using no ancilla–a significant improvement over linear
depth for the best qubit-only equivalent. Our circuit construction
also features a 70x improvement in two-qudit gate count over the
qubit-only equivalent decomposition. This results in circuit cost
reductions for important algorithms like quantum neurons and
Grover search. We develop an open-source circuit simulator for
qutrits, along with realistic near-term noise models which account
for the cost of operating qutrits. Simulation results for these noise
models indicate over 90% mean reliability (fidelity) for our circuit
construction, versus under 30% for the qubit-only baseline. These
results suggest that qutrits offer a promising path towards scaling
quantum computation.
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1 INTRODUCTION
Recent advances in both hardware and software for quantum com-
putation have demonstrated significant progress towards practical
outcomes. In the coming years, we expect quantum computing
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will have important applications in fields ranging from machine
learning and optimization [1] to drug discovery [2]. While early re-
search efforts focused on longer-term systems employing full error
correction to execute large instances of algorithms like Shor fac-
toring [3] and Grover search [4], recent work has focused on NISQ
(Noisy Intermediate Scale Quantum) computation [5]. The NISQ
regime considers near-term machines with just tens to hundreds of
quantum bits (qubits) and moderate errors.
Given the severe constraints on quantum resources, it is critical
to fully optimize the compilation of a quantum algorithm in order
to have successful computation. Prior architectural research has
explored techniques such as mapping, scheduling, and parallelism
[6–8] to extend the amount of useful computation possible. In this
work, we consider another technique: quantum trits (qutrits).
While quantum computation is typically expressed as a two-level
binary abstraction of qubits, the underlying physics of quantum
systems are not intrinsically binary. Whereas classical computers
operate in binary states at the physical level (e.g. clipping above and
below a threshold voltage), quantum computers have natural access
to an infinite spectrum of discrete energy levels. In fact, hardware
must actively suppress higher level states in order to achieve the
two-level qubit approximation. Hence, using three-level qutrits is
simply a choice of including an additional discrete energy level,
albeit at the cost of more opportunities for error.
Prior work on qutrits (or more generally, d-level qudits) iden-
tified only constant factor gains from extending beyond qubits.
In general, this prior work [9] has emphasized the information
compression advantages of qutrits. For example, N qubits can be
expressed as Nlog2(3) qutrits, which leads to log2(3) ≈ 1.6-constant
factor improvements in runtimes.
Our approach utilizes qutrits in a novel fashion, essentially using
the third state as temporary storage, but at the cost of higher per-
operation error rates. Under this treatment, the runtime (i.e. circuit
depth or critical path) is asymptotically faster, and the reliability
of computations is also improved. Moreover, our approach only
applies qutrit operations in an intermediary stage: the input and
output are still qubits, which is important for initialization and
measurement on real devices [10, 11].
The net result of our work is to extend the frontier of what quan-
tum computers can compute. In particular, the frontier is defined
by the zone in which every machine qubit is a data qubit, for exam-
ple a 100-qubit algorithm running on a 100-qubit machine. This is
indicated by the yellow region in Figure 1. In this frontier zone, we
do not have room for non-data workspace qubits known as ancilla.
The lack of ancilla in the frontier zone is a costly constraint that
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Figure 1: The frontier of what quantum hardware can ex-
ecute is the yellow region adjacent to the 45° line. In this
region, each machine qubit is a data qubit. Typical circuits
rely on non-data ancilla qubits for workspace and therefore
operate below the frontier.
generally leads to inefficient circuits. For this reason, typical cir-
cuits instead operate below the frontier zone, with many machine
qubits used as ancilla. Our work demonstrates that ancilla can be
substituted with qutrits, enabling us to operate efficiently within
the ancilla-free frontier zone.
We highlight the three primary contributions of our work:
(1) A circuit construction based on qutrits that leads to asymp-
totically faster circuits (633N → 38 log2 N ) than equivalent
qubit-only constructions. We also reduce total gate counts
from 397N to 6N .
(2) An open-source simulator, based onGoogle’s Cirq [12], which
supports realistic noise simulation for qutrit (and qudit) cir-
cuits.
(3) Simulation results, under realistic noisemodels, which demon-
strate our circuit construction outperforms equivalent qubit
circuits in terms of error. For our benchmarked circuits, our
reliability advantage ranges from 2x for trapped ion noise
models up to more than 10,000x for superconducting noise
models. For completeness, we also benchmark our circuit
against a qubit-only construction augmented by an ancilla
and find our construction is still more reliable.
The rest of this paper is organized as follows: Section 2 presents
relevant background about quantum computation and Section 3
outlines related prior work that we benchmark our work against.
Section 4 demonstrates our key circuit construction, and Section 5
surveys applications of this construction toward important quan-
tum algorithms. Section 6 introduces our open-source qudit circuit
simulator. Section 7 explains our noise modeling methodology (with
full details in Appendix A), and Section 8 presents simulation re-
sults for these noise models. Finally, we discuss our results at a
higher level in Section 9.
2 BACKGROUND
A qubit is the fundamental unit of quantum computation. Compared
to their classical counterparts which take values of either 0 and 1,
qubits may exist in a superposition of the two states. We designate
these two basis states as |0⟩ and |1⟩ and can represent any qubit as
|ψ ⟩ = α |0⟩+β |1⟩ with ∥α ∥2+ ∥β ∥2 = 1. ∥α ∥2 and ∥β ∥2 correspond
to the probabilities of measuring |0⟩ and |1⟩ respectively.
Quantum states can be acted on by quantum gates which (a)
preserve valid probability distributions that sum to 1 and (b) guar-
antee reversibility. For example, the X gate transforms a state
|ψ ⟩ = α |0⟩ + β |1⟩ to X |ψ ⟩ = β |0⟩ + α |1⟩. The X gate is also
an example of a classical reversible operation, equivalent to the
NOT operation. In quantum computation, we have a single irre-
versible operation called measurement that transforms a quantum
state into one of the two basis states with a given probability based
on α and β .
In order to interact different qubits, two-qubit operations are
used. The CNOT gate appears both in classical reversible compu-
tation and in quantum computation. It has a control qubit and a
target qubit. When the control qubit is in the |1⟩ state, the CNOT
performs a NOT operation on the target. The CNOT gate serves a
special role in quantum computation, allowing quantum states to
become entangled so that a pair of qubits cannot be described as
two individual qubit states. Any operation may be conditioned on
one or more controls.
Many classical operations, such as AND and OR gates, are irre-
versible and therefore cannot directly be executed as quantum gates.
For example, consider the output of 1 from an OR gate with two
inputs. With only this information about the output, the value of
the inputs cannot be uniquely determined. These operations can be
made reversible by the addition of extra, temporary workspace bits
initialized to 0. Using a single additional ancilla, the AND operation
can be computed reversibly as in Figure 2.
|q0⟩ • |q0⟩
|q1⟩ • |q1⟩
|0⟩ |q0 AND q1⟩
Figure 2: Reversible AND circuit using a single ancilla bit.
The inputs are on the left, and time flows rightward to the
outputs. This AND gate is implemented using a Toffoli (CC-
NOT) gate with inputs q0, q1 and a single ancilla initialized
to 0. At the end of the circuit, q0 and q1 are preserved, and
the ancilla bit is set to 1 if and only if both other inputs are
1.
Physical systems in classical hardware are typically binary. How-
ever, in common quantum hardware, such as in superconducting
and trapped ion computers, there is an infinite spectrum of discrete
energy levels. The qubit abstraction is an artificial approximation
achieved by suppressing all but the lowest two energy levels. In-
stead, the hardware may be configured to manipulate the lowest
three energy levels by operating on qutrits. In general, such a com-
puter could be configured to operate on any number of d levels,
except as d increases the number of opportunities for error, termed
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error channels, increases. Here, we focus on d = 3 with which we
achieve the desired improvements to the Generalized Toffoli gate.
In a three level system, we consider the computational basis
states |0⟩, |1⟩, and |2⟩ for qutrits. A qutrit state |ψ ⟩ may be repre-
sented analogously to a qubit as |ψ ⟩ = α |0⟩ + β |1⟩ + γ |2⟩, where
∥α ∥2 +β2 +γ 2 = 1. Qutrits are manipulated in a similar man-
ner to qubits; however, there are additional gates which may be
performed on qutrits.
For instance, in quantum binary logic, there is only a single X
gate. In ternary, there are three X gates denoted X01, X02, and X12.
Each of these Xi j for i , j can be viewed as swapping |i⟩ with |j⟩
and leaving the third basis element unchanged. For example, for a
qutrit |ψ ⟩ = α |0⟩ + β |1⟩ + γ |2⟩, applying X02 produces X02 |ψ ⟩ =
γ |0⟩ + β |1⟩ + α |2⟩. Each of these operations’ actions can be found
in the left state diagram in Figure 3.
There are two additional non-trivial operations on a single trit.
They are the +1 and −1 (sometimes referred to as a +2) operations
(with + meaning addition modulo 3). These operations can be writ-
ten as X01X12 and X12X01, respectively; however, for simplicity, we
will refer to them as X+1 and X−1 operations. A summary of these
gates’ actions can be found in the right state diagram in Figure 3.
|0⟩
|1⟩ |2⟩
X01
X12
X02
|0⟩
|1⟩ |2⟩
X−1
X+1
X+1
X+1
Figure 3: The five nontrivial permutations on the basis ele-
ments for a qutrit. (Left) Each operation here switches two
basis elements while leaving the third unchanged. These op-
erations are self-inverses. (Right) These two operations per-
mute the three basis elements by performing a +1 mod 3
and −1 mod 3 operation. They are each other’s inverses.
Other, non-classical, operations may be performed on a single
qutrit. For example, the Hadamard gate [13] can be extended to
work on qutrits in a similar fashion as the X gate was extended.
In fact, all single qubit gates, like rotations, may be extended to
operate on qutrits. In order to distinguish qubit and qutrit gates, all
qutrit gates will appear with an appropriate subscript.
Just as single qubit gates have qutrit analogs, the same holds
for two qutrit gates. For example, consider the CNOT operation,
where an X gate is performed conditioned on the control being
in the |1⟩ state. For qutrits, any of the X gates presented above
may be performed, conditioned on the control being in any of the
three possible basis states. Just as qubit gates are extended to take
multiple controls, qutrit gates are extended similarly. The set of
single qutrit gates, augmented by any entangling two-qutrit gate,
is sufficient for universality in ternary quantum computation [14].
One question concerning the feasibility of using higher states be-
yond the standard two is whether these gates can be implemented
and perform the desired manipulations. Qutrit gates have been suc-
cessfully implemented [15–17] indicating it is possible to consider
higher level systems apart from qubit only systems.
In order to evaluate a decomposition of a quantum circuit, we
consider quantum circuit costs. The space cost of a circuit, i.e. the
number of qubits (or qutrits), is referred to as circuit width. Requir-
ing ancilla increases the circuit width and therefore the space cost
of a circuit. The time cost for a circuit is the depth of a circuit. The
depth is given as the length of the critical path (in terms of gates)
from input to output.
3 PRIORWORK
3.1 Qudits
Qutrits, and more generally qudits, have been been studied in past
work both experimentally and theoretically. Experimentally, d as
large as 10 has been achieved (including with two-qudit operations)
[18], and d = 3 qutrits are commonly used internally in many
quantum systems [19, 20].
However, in past work, qudits have conferred only an informa-
tion compression advantage. For example, N qubits can be com-
pressed to Nlog2(d ) qudits, giving only a constant-factor advantage
[9] at the cost of greater errors from operating qudits instead of
qubits. Under the assumption of linear cost scaling with respect to
d , it has been demonstrated that d = 3 is optimal [21, 22], although
as we show in Section 7 the cost is generally superlinear in d .
The information compression advantage of qudits has been ap-
plied specifically to Grover’s search algorithm [23–26] and to Shor’s
factoring algorithm [27]. Ultimately, the tradeoff between informa-
tion compression and higher per-qudit errors has not been favorable
in past work. As such, the past research towards building practical
quantum computers has focused on qubits.
Our work introduces qutrit-based circuits which are asymptoti-
cally better than equivalent qubit-only circuits. Unlike prior work,
we demonstrate a compelling advantage in both runtime and relia-
bility, thus justifying the use of qutrits.
3.2 Generalized Toffoli Gate
We focus on the Generalized Toffoli gate, which simply adds more
controls to the Toffoli circuit in Figure 2. The Generalized Toffoli
gate is an important primitive used across a wide range of quantum
algorithms, and it has been the focus of extensive past optimization
work. Table 1 compares past circuit constructions for the General-
ized Toffoli gate to our construction, which is presented in full in
Section 4.2.
Among prior work, the Gidney [28], He [29], and Barenco [30]
designs are all qubit-only. The three circuits have varying tradeoffs.
While Gidney and Barenco operate at the ancilla-free frontier, they
have large circuit depths: linear with a large constant for Gidney
and quadratic for Barenco. The Gidney design also requires rotation
gates for very small angles, which poses an experimental challenge.
While the He circuit achieves logarithmic depth, it requires an
ancilla for each data qubit, effectively halving the effective potential
of any given quantum hardware. Nonetheless, in practice, most
circuit implementations use these linear-ancilla constructions due
to their small depths and gate counts.
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This Work Gidney [28] He [29] Barenco [30] Wang [25] Lanyon [31], Ralph [32]
Depth logN N logN N 2 N N
Ancilla 0 0 N 0 0 0
Qudit Types Controls are qutrits Qubits Qubits Qubits Controls are qutrits Target is d = N -level qudit
Constants Small Large Small Small Small Small
Table 1: Asymptotic comparison of N -controlled gate decompositions. The total gate count for all circuits scales linearly (ex-
cept for Barenco [30], which scales quadratically). Our construction uses qutrits to achieve logarithmic depth without ancilla.
We benchmark our circuit construction against Gidney [28], which is the asymptotically best ancilla-free qubit circuit.
As in our approach, circuit constructions from Lanyon [31],
Ralph [32], and Wang [25] have attempted to improve the ancilla-
free Generalized Toffoli gate by using qudits. Both the Lanyon [31]
and Ralph [32] constructions, which have been demonstrated ex-
perimentally, achieve linear circuit depths by operating the target
as a d = N -level qudit. Wang [25] also achieves a linear circuit
depth but by operating each control as a qutrit.
Our circuit construction, presented in Section 4.2, has similar
structure to the He design, which can be represented as a binary
tree of gates. However, instead of storing temporary results with
a linear number of ancilla qubits, our circuit temporarily stores
information directly in the qutrit |2⟩ state of the controls. Thus, no
ancilla are needed.
In our simulations, we benchmark our circuit construction against
the Gidney construction [28] because it is the asymptotically best
qubit circuit in the ancilla-free frontier zone. We label these two
benchmarks as QUTRIT and QUBIT. The QUBIT circuit handles the
lack of ancilla by using dirty ancilla, which unlike clean (initialized
to |0⟩) ancilla, can have an unknown initial state. Dirty ancilla can
therefore be bootstrapped internally from a quantum circuit. How-
ever, this technique requires a large number of Toffoli gates which
makes the decomposition particularly expensive in gate count.
Augmenting the base Gidney construction with a single an-
cilla1 does reduce the constants for the decomposition significantly,
although the asymptotic depth and gate counts are maintained.
For completeness, we also benchmark our circuit against this aug-
mented construction, QUBIT+ANCILLA. However, the augmented
circuit does not operate at the ancilla-free frontier, and it conflicts
with parallelism, as discussed in Section 9.
4 CIRCUIT CONSTRUCTION
In order for quantum circuits to be executable on hardware, they are
typically decomposed into single- and two- qudit gates. Performing
efficient low depth and low gate count decompositions is important
in both the NISQ regime and beyond. Our circuits assume all-to-all
connectivity–we discuss this assumption in Section 9.
4.1 Key Intuition
To develop intuition for our technique, we first present a Toffoli gate
decomposition which lays the foundation for our generalization
to multiple controls. In each of the following constructions, all
inputs and outputs are qubits, but we may occupy the |2⟩ state
temporarily during computation. Maintaining binary input and
1This ancilla can also also be dirty.
|q0⟩ 1 1
|q1⟩ X+1 2 X−1
|q2⟩ X
Figure 4: AToffoli decomposition via qutrits. Each input and
output is a qubit. The red controls activate on |1⟩ and the
blue controls activate on |2⟩. The first gate temporarily ele-
vates q1 to |2⟩ if both q0 and q1 were |1⟩. We then perform the
X operation only if q1 is |2⟩. The final gate restores q0 and q1
to their original state.
output allows these circuit constructions to be inserted into any
preexisting qubit-only circuits.
In Figure 4, a Toffoli decomposition using qutrits is given. A
similar construction for the Toffoli gate is known from past work
[31, 32]. The goal is to perform an X operation on the last (target)
input qubit q2 if and only if the two control qubits, q0 and q1, are
both |1⟩. First a |1⟩-controlled X+1 is performed on q0 and q1. This
elevates q1 to |2⟩ iff q0 and q1 were both |1⟩. Then a |2⟩-controlled
X gate is applied to q2. Therefore, X is performed only when both
q0 and q1 were |1⟩, as desired. The controls are restored to their
original states by a |1⟩-controlledX−1 gate, which undoes the effect
of the first gate. The key intuition in this decomposition is that the
qutrit |2⟩ state can be used instead of ancilla to store temporary
information.
4.2 Generalized Toffoli Gate
We now present our circuit decomposition for the Generalized
Toffoli gate in Figure 5. The decomposition is expressed in terms
of three-qutrit gates (two controls, one target) instead of single-
and two- qutrit gates, because the circuit can be understood purely
classically at this granularity. In actual implementation and in our
simulation, we used a decomposition [15] that requires 6 two-qutrit
and 7 single-qutrit physically implementable quantum gates.
Our circuit decomposition is most intuitively understood by
treating the left half of the the circuit as a tree. The desired property
is that the root of the tree, q7, is |2⟩ if and only if each of the 15
controls was originally in the |1⟩ state. To verify this property, we
observe the root q7 can only become |2⟩ iff q7 was originally |1⟩ and
q3 and q11 were both previously |2⟩. At the next level of the tree,
we see q3 could have only been |2⟩ if q3 was originally |1⟩ and both
q1 and q5 were previously |2⟩, and similarly for the other triplets.
At the bottom level of the tree, the triplets are controlled on the
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|q0⟩ 1 1
|q1⟩ X+1 2 2 X−1
|q2⟩ 1 1
|q3⟩ X+1 2 2 X−1
|q4⟩ 1 1
|q5⟩ X+1 2 2 X−1
|q6⟩ 1 1
|q7⟩ X+1 2 X−1
|q8⟩ 1 1
|q9⟩ X+1 2 2 X−1
|q10⟩ 1 1
|q11⟩ X+1 2 2 X−1
|q12⟩ 1 1
|q13⟩ X+1 2 2 X−1
|q14⟩ 1 1
|q15⟩ U
Figure 5: Our circuit decomposition for the Generalized Tof-
foli gate is shown for 15 controls and 1 target. The inputs
and outputs are both qubits, but we allow occupation of the
|2⟩ qutrit state in between. The circuit has a tree structure
and maintains the property that the root of each subtree
can only be elevated to |2⟩ if all of its control leaves were |1⟩.
Thus, the U gate is only executed if all controls are |1⟩. The
right half of the circuit performs uncomputation to restore
the controls to their original state. This construction applies
more generally to any multiply-controlledU gate. Note that
the three-input gates are decomposed into 6 two-input and 7
single-input gates in our actual simulation, as based on the
decomposition in [15].
|1⟩ state, which are only activated when the even-index controls
are all |1⟩. Thus, if any of the controls were not |1⟩, the |2⟩ states
would fail to propagate to the root of the tree. The right half of
the circuit performs uncomputation to restore the controls to their
original state.
After each subsequent level of the tree structure, the number of
qubits under consideration is reduced by a factor of ∼ 2. Thus, the
circuit depth is logarithmic in N . Moreover, each qutrit is operated
on by a constant number of gates, so the total number of gates is
linear in N .
Our circuit decomposition still works in a straightforward fash-
ion when the control type of the top qubit, q0, activates on |2⟩ or |0⟩
instead of activating on |1⟩. These two constructions are necessary
for the Incrementer circuit in 5.3.
We verified our circuits, both formally and via simulation. Our
verification scripts are available on our GitHub [33].
5 APPLICATION TO ALGORITHMS
The Generalized Toffoli gate is an important primitive in a broad
range of quantum algorithms. In this section, we survey some of
the applications of our circuit decomposition.
5.1 Artificial Quantum Neuron
The artificial quantum neuron [34] is a promising target application
for our circuit construction, because the algorithm’s circuit imple-
mentation is dominated by large Generalized Toffoli gates. The
algorithm may exhibit an exponential advantage over classical per-
ceptron encoding and it has already been executed on current quan-
tum hardware. Moreover, the threshold behavior of perceptrons
has inherent noise resilience, which makes the artificial quantum
neuron particularly promising as a near-term application on noisy
systems. The current implementation of the neuron on IBM quan-
tum computers relies on ancilla qubits [35] which constrains the
circuit width to N = 4 data qubits. Our circuit construction offers a
path to larger circuit sizes without waiting for larger hardware.
5.2 Grover’s Algorithm
Oracle
H X 1 X H
H X 1 X H
H X 1 X H
H X Z X H
Figure 6: Each iteration of Grover Search has a multiply-
controlled Z gate. Our logarithmic depth decomposition, re-
duces a logM factor in Grover’s algorithm to log logM .
Grover’s Algorithm for search overM unordered items requires
just O(√M) oracle queries. However, each oracle query is followed
by a post-processing step which requires a multiply-controlled gate
with N = ⌈log2 M⌉ controls [13]. The explicit circuit diagram is
shown in Figure 6.
Our log-depth circuit construction directly applies to themultiply-
controlled gate. Thus, we reduce a logM factor in Grover search’s
time complexity to log logM via our ancilla-free qutrit decomposi-
tion.
5.3 Incrementer
The Incrementer circuit performs the +1 mod 2N operation to a
register ofN qubits.While logarithmic circuit depth can be achieved
with linear ancilla qubits [36], the best ancilla-free incrementers
require either linear depth with large linearity constants [37] or
quadratic depth [30]. Using alternate control activations for our
Generalized Toffoli gate decomposition, the incrementer circuit is
reduced to O(log2 N ) depth with no ancilla, a significant improve-
ment over past work.
Our incrementer circuit construction is shown in Figure 7 for an
N = 8 wide register. The multiple-controlledX+1 gates perform the
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job of computing carries: a carry is performed iff the least significant
bit generates (represented by the |2⟩ control) and all subsequent
bits propagate (represented by the consecutive |1⟩ controls). We
present an N = 8 incrementer here and have verified the general
construction, both by formal proof and by explicit circuit simulation
for larger N .
The critical path of this circuit is the chain of logN multiply-
controlled gates (of width N2 ,
N
4 ,
N
8 , ...) which act on |a0⟩. Since our
multiply-controlled gate decomposition has log-depth, we arrive at
a total circuit depth circuit scaling of log2 N .
|a0⟩ X+1 2 2 2 2 2 X02 |(a + 1)0⟩
|a1⟩ 1 1 X01 0 0 |(a + 1)1⟩
|a2⟩ 1 X+1 2 X02 0 |(a + 1)2⟩
|a3⟩ 1 X01 0 |(a + 1)3⟩
|a4⟩ X+1 2 2 2 X02 |(a + 1)4⟩
|a5⟩ 1 X01 0 |(a + 1)5⟩
|a6⟩ X+1 2 X02 |(a + 1)6⟩
|a7⟩ X01 |(a + 1)7⟩
Figure 7: Our circuit decomposition for the Incrementer. At
each subcircuit in the recursive design, multiply-controlled
gates are used to efficiently propagate carries over half of
the subcircuit. The |2⟩ control checks for carry generation
and the chain of |1⟩ controls checks for carry propagation.
The circuit depth is log2 N , which is only possible because of
our log depth multiply-controlled gate primitive.
5.4 Arithmetic Circuits and Shor’s Algorithm
The Incrementer circuit is a key subcircuit in many other arithmetic
circuits such as constant addition, modular multiplication, and mod-
ular exponentiation. Further, the modular exponentiation circuit
is the bottleneck in the runtime for executing Shor’s algorithm for
factorization [37, 38]. While a shallower Incrementer circuit alone
is not sufficient to reduce the asymptotic cost of modular exponen-
tiation (and therefore Shor’s algorithm), it does reduce constants
relative to qubit-only circuits.
5.5 Error Correction and Fault Tolerance
The Generalized Toffoli gate has applications to circuits for both
error correction [39] and fault tolerance [40]. We foresee two paths
of applying these circuits. First, our circuit construction can be used
to construct error-resilient logical qubits more efficiently. This is
critical for quantum algorithms like Grover’s and Shor’s which are
expected to require such logical qubits. In the nearer-term, NISQ
algorithms are likely to make use of limited error correction. For
instance, recent results have demonstrated that error correcting
a single qubit at a time for the Variational Quantum Eigensolver
algorithm can significantly reduce total error [41]. Thus, our circuit
construction is also relevant for NISQ-era error correction.
6 SIMULATOR
To simulate our circuit constructions, we developed a qudit simu-
lation library, built on Google’s Cirq Python library [12]. Cirq is a
qubit-based quantum circuit library and includes a number of useful
abstractions for quantum states, gates, circuits, and scheduling.
Our work extends Cirq by discarding the assumption of two-level
qubit states. Instead, all state vectors and gatematrices are expanded
to apply to d-level qudits, where d is a circuit parameter. We include
a library of common gates for d = 3 qutrits. Our software adds a
comprehensive noise simulator, detailed below in Section 6.1.
In order to verify our circuits are logically correct, we first simu-
lated them with noise disabled. We extended Cirq to allow gates
to specify their action on classical non-superposition input states
without considering full state vectors. Therefore, each classical
input state can be verified in space and time proportional to the
circuit width. By contrast, Cirq’s default simulation procedure relies
on a dense state vector representation requiring space and time
exponential in the circuit width. Reducing this scaling from expo-
nential to linear dramatically improved our verification procedure,
allowing us to verify circuit constructions for all possible classical
inputs across circuit sizes up to widths of 14.
Our software is fully open source [33].
6.1 Noise Simulation
Figure 8 depicts a schematic view of our noise simulation procedure
which accounts for both gate errors and idle errors, described below.
To determine when to apply each gate and idle error, we use Cirq’s
scheduler which schedules each gate as early as possible, creating a
sequence of Moment’s of simultaneous gates. During each Moment,
our noise simulator applies a gate error to every qudit acted on.
Finally, the simulator applies an idle error to every qudit. This noise
simulation methodology is consistent with previous simulation
techniques which have accounted for either gate errors [42] or idle
errors [43].
U1 U1 Gate Error Idle Error
Idle Error
U2 =⇒ U2 Gate Error Idle Error
U3 U3 Gate Error
Idle Error
Idle Error
Figure 8: This Moment comprises three gates executed in par-
allel. To simulate with noise, we first apply the ideal gates,
followed by a gate error noise channel on each affected qu-
dit. This gate error noise channel depends on whether the
corresponding gate was single- or two- qudit. Finally, we ap-
ply an idle error to every qudit. The idle error noise channel
depends on the duration of the Moment.
Gate errors arise from the imperfect application of quantum
gates. Two-qudit gates are noisier than single-qudit gates [44], so
we apply different noise channels for the two. Our specific gate
error probabilities are given in Section 7.
6
Idle errors arise from the continuous decoherence of a quantum
system due to energy relaxation and interaction with the environ-
ment. The idle errors differ from gate errors in two ways which
require special treatment:
(1) Idle errors depend on duration, which in turn depend on
the schedule of simultaneous gates (Moments). In particular,
two-qudit gates take longer to apply than single-qudit gates.
Thus, if a Moment contains a two-qudit gate, the idling errors
must be scaled appropriately. Our specific scaling factors are
given in Section 7.
(2) For the generic model of gate errors, the error channel is
applied with probability independent of the quantum state.
This is not true for idle errors such asT1 amplitude damping,
which only applies when the qudit is in an excited state. This
is treated in the simulator by computing idle error probabili-
ties during each Moment, for each qutrit.
Gate errors are reduced by performing fewer total gates, and idle
errors are reduced by decreasing the circuit depth. Since our circuit
constructions asymptotically decrease the depth, this means our
circuit constructions scale favorably in terms of asymptotically
fewer idle errors.
Our full noise simulation procedure is summarized in Algo-
rithm 1. The ultimate metric of interest is the mean fidelity, which
is defined as the squared overlap between the ideal (noise-free) and
actual output state vectors. Fidelity expresses the probability of
overall successful execution. We do not consider initialization er-
rors and readout errors, because our circuit constructions maintain
binary input and output, only occupying the qutrit |2⟩ states during
intermediate computation. Therefore, the initialization and readout
errors for our circuits are identical to those for conventional qubit
circuits.
We also do not consider crosstalk errors, which occur when
gates are executed in parallel. The effect of crosstalk is very device-
dependent and difficult to generalize. Moreover, crosstalk can be
mitigated by breaking each Moment into a small number of sub-
moments and then scheduling two-qutrit operations to reduce
crosstalk, as demonstrated in prior work [45, 46].
6.2 Simulator Efficiency
Simulating a quantum circuit with a classical computer is, in general,
exponentially difficult in the size of the input because the state of
N qudits is represented by a state vector of dN complex numbers.
For 14 qutrits, with complex numbers stored as two 8-byte floats
(complex128 in NumPy), a state vector occupies 77 megabytes.
A naive circuit simulation implementation would treat every
quantum gate or Moment as a dN × dN matrix. For 14 qutrits, a
single such matrix would occupy 366 terabytes–out of range of
simulability. While the exponential nature of simulating our circuits
is unavoidable, we mitigate the cost by using a variety of techniques
which rely only on state vectors, rather than full square matrices.
For example, we maintain Cirq’s approach of applying gates by
Einstein Summation [47], which obviates computation of the dN ×
dN matrix corresponding to every gate or Moment.
Our noise simulator only relies on state vectors, by adopting the
quantum trajectory methodology [48, 49], which is also used by
the Rigetti PyQuil noise simulator [50]. At a high level, the effect of
|Ψ⟩ ← random initial state vector
|Ψ⟩ideal = circuit applied to |Ψ⟩ without noise
foreach Moment do
foreach Gate ∈ Moment do
|ψ ⟩ ← Gate applied to |ψ ⟩
GateError← DrawRand(GateError Prob.)
|ψ ⟩ ← GateError applied to |ψ ⟩
end
foreach Qutrit do
if Moment has 2-qudit gate then
IdleErrors← long-duration idle errors
else
IdleErrors← short-duration idle errors
end
Prob.← [∥M |Ψ⟩ ∥2 for M ∈ IdleErrors]
IdleError← DrawRand(Prob.)
|ψ ⟩ ← IdleError applied to |ψ ⟩
Renormalize(|ψ ⟩)
end
end
return ⟨Ψideal |Ψ⟩2 , fidelity between ideal & actual output;
Algorithm 1: Pseudocode for each simulation trial, given a
particular circuit and noise model.
noise channels like gate and idle errors is to turn a coherent quan-
tum state into an incoherent mix of classical probability-weighted
quantum states (for example, |0⟩ and |1⟩ with 50% probability each).
The most complete description of such an incoherent quantum
state is called the density matrix and has dimension dN × dN . The
quantum trajectory methodology is a stochastic approach–instead
of maintaining a density matrix, only a single state is propagated
and the error term is drawn randomly at each timestep. Over re-
peated trials, the quantum trajectory methodology converges to
the same results as from full density matrix simulation [50]. Our
simulator employs this technique–each simulation in Algorithm 1
constitutes a single quantum trajectory trial. At every step, a spe-
cific GateError or IdleError term is picked, based on a weighted
random draw.
Finally, our random state vector generation function was also
implemented inO(dN ) space and time. This is an improvement over
other open source libraries [51, 52], which perform random state
vector generation by generating full dN ×dN unitary matrices from
a Haar-random distribution and then truncating to a single column.
Our simulator directly computes the first column and circumvents
the full matrix computation.
With optimizations, our simulator is able to simulate circuits up
to 14 qutrits in width. This is in the range as other state-of-the-art
noisy quantum circuit simulations [53] (since 14 qutrits ≈ 22 qubits).
While each simulation trial took several minutes (depending on the
particular circuit and noise model), we were able to run trials in
parallel over multiple processes andmultiple machines, as described
in Section 8.
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7 NOISE MODELS
In this section, we describe our noise models at a high level, with
mathematical details described in Appendix A. We chose noise
models which represent realistic near-term machines. We first
present a generic, parametrized noise model roughly applicable
to all quantum systems. We then present specific parameters, under
the generic noise model, which apply to near-term superconducting
quantum computers. Finally, we present a specific noise model for
trapped ion quantum computers.
7.1 Generic Noise Model
7.1.1 Gate Errors. The scaling of gate errors for a d-level qudit can
be roughly summarized as increasing as d4 for two-qudit gates and
d2 for single-qudit gates. For d = 2, there are 4 single-qubit gate
error channels and 16 two-qubit gate error channels. Ford = 3 there
are 9 and 81 single- and two- qutrit gate error channels respectively.
Consistent with other simulators [43, 50], we use the symmetric
depolarizing gate error model, which assumes equal probabilities
between each error channel. Under these noise models, two-qutrit
gates are (1 − 80p2)/(1 − 15p2) times less reliable than two-qubit
gates, where p2 is the probability of each two-qubit gate error
channel. Similarly, single-qutrit gates are (1 − 8p1)/(1 − 3p1) times
less reliable than single-qubit gates, where p1 is the probability of
each single-qubit gate error channel.
7.1.2 Idle Errors. Our treatment of idle errors focuses on the re-
laxation from higher to lower energy states in quantum devices.
This is called amplitude damping or T1 relaxation. This noise chan-
nel irreversibly takes qudits to lower states. For qubits, the only
amplitude damping channel is from |1⟩ to |0⟩, and we denote this
damping probability as λ1. For qutrits, we also model damping from
|2⟩ to |0⟩, which occurs with probability λ2.
7.2 Superconducting QC
We chose four noise models based on superconducting quantum
computers expected in the next few years. These noise models com-
ply with the generic noise model above and are thus parametrized
by p1, p2, λ1 and λ2. The λi probabilities are derived from two other
experimental parameters: the gate time ∆t and T1, a timescale that
captures how long a qudit persists coherently.
As a starting point for representative near-term noise models,
we consider parameters for current superconducting quantum com-
puters. For IBM’s public cloud-accessible superconducting quantum
computers, we have 3p1 ≈ 10−3 and 15p2 ≈ 10−2. The duration
of single- and two- qubit gates is ∆t ≈ 100ns and ∆t ≈ 300ns
respectively, and the IBM devices have T1 ≈ 100µs [44, 54].
However, simulation for these current parameters indicates an
error is almost certain to occur during execution of a modest size
14-input Generalized Toffoli circuit. This motivates us to instead
consider noise models for better devices which are a few years
away. Accordingly, we adopt a baseline superconducting noise
model, labeled as SC, corresponding to a superconducting device
which has 10x lower gate errors and 10x longerT1 duration than the
current IBM hardware. This range of parameters has already been
achieved experimentally in superconducting devices for gate errors
[55, 56] and for T1 duration [57, 58] independently. Faster gates
Noise Model 3p1 15p2 T1
SC 10−4 10−3 1 ms
SC+T1 10−4 10−3 10 ms
SC+GATES 10−5 10−4 1 ms
SC+T1+GATES 10−5 10−4 10 ms
Table 2: Noise models simulated for superconducting de-
vices. Current publicly accessible IBM superconducting
quantum computers have single- and two- qubit gate errors
of 3p1 ≈ 10−3 and 15p2 ≈ 10−2, as well as T1 lifetimes of 0.1
ms [44, 54]. Our baseline benchmark, SC, assumes 10x better
gate errors andT1. The other three benchmarks add a further
10x improvement to T1, gate errors, or both.
(shorter ∆t ) are yet another path towards greater noise resilience.
We do not vary gate speeds, because errors only depend on the
∆t/T1 ratio, and we already vary T1. In practice however, faster
gates could also improve noise-resilience.
We also consider three additional near-term device noise models,
indexed to the SC noise model. These three models further improve
gate errors, T1, or both, by a 10x factor. The specific parameters
are given in Table 2. Our 10x improvement projections are realistic
extrapolations of progress in hardware. In particular, Schoelkopf’s
Law–the quantum analogue of Moore’s Law–has observed that T1
durations have increased by 10x every 3 years for the past 20 years
[59]. Hence, 100x longer T1 is a reasonable projection for devices
that are ∼ 6 years away.
7.3 Trapped Ion 171Yb+ QC
We also simulated noise models for trapped ion quantum computing
devices. Trapped ion devices are well matched to our qutrit-based
circuit constructions because they feature all-to-all connectivity
[60], and many ions that are ideal candidates for QC devices are
naturally multi-level systems.
We focus on the 171Yb+ ion, which has been experimentally
demonstrated as both a qubit and qutrit [10, 11]. Trapped ions
are often favored in QC schemes due to their long T1 times. One
of the main advantages of using a trapped ion is the ability to
take advantage of magnetically insensitive states known as "clock
states." By defining the computational subspace on these clock
states, idle errors caused from fluctuations in the magnetic field are
minimized–this is termed a DRESSED_QUTRIT, in contrast with a
BARE_QUTRIT. However, compared to superconducting devices,
gates are much slower. Thus, gate errors are the dominant error
source for ion trap devices. We modelled a fundamental source
of these errors: the spontaneous scattering of photons originating
from the lasers used to drive the gates. The duration of single-
and two- qubit gates used in this calculation was ∆t ≈ 1 µs and
∆t ≈ 200 µs respectively [61]. The single- and two- qudit gate error
probabilities are given in Table 3.
8 RESULTS
Figure 9 plots the exact circuit depths for all three benchmarked
circuits. The qubit-based circuit constructions from past work are
linear in depth and have a high linearity constant. Augmenting
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Noise Model p1 p2
TI_QUBIT 6.4 × 10−4 1.3 × 10−4
BARE_QUTRIT 2.2 × 10−4 4.3 × 10−4
DRESSED_QUTRIT 1.5 × 10−4 3.1 × 10−4
Table 3: Noisemodels simulated for trapped ion devices. The
single- and two- qutrit gate error channel probabilities are
based on calculations from experimental parameters. For all
three models, we use single- and two- qudit gate times of
∆t ≈ 1 µs and ∆t ≈ 200 µs respectively.
with a single borrowed ancilla reduces the circuit depth by a factor
of 8. However, both circuit constructions are surpassed significantly
by our qutrit construction, which scales logarithmically in N and
has a relatively small leading coefficient.
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Figure 9: Exact circuit depths for all three benchmarked cir-
cuit constructions for the N-controlled Generalized Toffoli
up to N = 200. Both QUBIT and QUBIT+ANCILLA scale lin-
early in depth and both are bested by QUTRIT’s logarithmic
depth.
Figure 10 plots the total number of two-qudit gates for all three
circuit constructions. As noted in Section 4, our circuit construction
is not asymptotically better in total gate count–all three plots have
linear scaling. However, as emphasized by the logarithmic vertical
axis, the linearity constant for our qutrit circuit is 70x smaller than
for the equivalent ancilla-free qubit circuit and 8x smaller than for
the borrowed-ancilla qubit circuit.
Our simulations under realistic noise models were run in parallel
on over 100 n1-standard-4 Google Cloud instances. These simu-
lations represent over 20,000 CPU hours, which was sufficient to
estimate mean fidelity to an error of 2σ < 0.1% for each circuit-
noise model pair.
The full results of our circuit simulations are shown in Figure 11.
All simulations are for the 14-input (13 controls, 1 target) General-
ized Toffoli gate. We simulated each of the three circuit benchmarks
against each of our noise models (when applicable), yielding the 16
bars in the figure.
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Figure 10: Exact two-qudit gate counts for the three bench-
marked circuit constructions for the N-controlled Gener-
alized Toffoli. All three plots scale linearly; however the
QUTRIT construction has a substantially lower linearity
constant.
9 DISCUSSION
Figure 11 demonstrates that our QUTRIT construction (orange bars)
significantly outperforms the ancilla-free QUBIT benchmark (blue
bars) in fidelity (success probability) by more than 10,000x.
For the SC, SC+T1, and SC+GATES noise models, our qutrit
constructions achieve between 57-83% mean fidelity, whereas the
ancilla-free qubit constructions all have almost 0% fidelity. Only
the lowest-error model, SC+T1+GATES achieves modest fidelity of
26% for the QUBIT circuit, but in this regime, the qutrit circuit is
close to 100% fidelity.
The trapped ion noise models achieve similar results–the
DRESSED_QUTRIT and the BARE_QUTRIT achieve approximately
95% fidelity via the QUTRIT circuit, whereas the TI_QUBIT noise
model has only 45% fidelity. Between the dressed and bare qutrits,
the dressed qutrit exhibits higher fidelity than the bare qutrit, as ex-
pected. Moreover, as discussed in Appendix A.3, the dressed qutrit
is resilient to leakage errors, so the simulation results should be
viewed as a lower bound on its advantage over the qubit and bare
qutrit.
Based on these results, trapped ion qutrits are a particularly
strong match to our qutrit circuits. In addition to attaining the high-
est fidelities, trapped ions generally have all-to-all connectivity [60]
within each ion chain, which is critical as our circuit construction
requires operations between distant qutrits.
The superconducting noise models also achieve good fidelities.
They exhibit a particularly large advantage over ancilla-free qubit
constructions because idle errors are significant for superconduct-
ing systems, and our qutrit construction significantly reduces idling
(circuit depth). However, most superconducting quantum systems
only feature nearest-neighbor or short-range connectivity. Account-
ing for data movement on a nearest-neighbor-connectivity 2D ar-
chitecture would expand the qutrit circuit depth from logN to√
N (since the distance between any two qutrits would scale as
9
SC SC+T1 SC+GATES SC+T1+GATES
0%
25%
50%
75%
100%
0.01% 0.56% 0.01%
26.1%
18.5%
52.3%
30.2%
84.1%
56.8%
65.9%
83.1%
94.7%
Fidelity for Superconducting Models
QUBIT QUBIT+ANCILLA QUTRIT
TI_QUBIT
44.7%
89.9%
Fidelity for Trapped Ion Models
BA
RE
_Q
U
TR
IT
94.9%
D
RE
SS
ED
_Q
U
TR
IT
96.1%
Figure 11: Circuit simulation results for all possible pairs of circuit constructions and noise models. Each bar represents 1000+
trials, so the error bars are all 2σ < 0.1%. Our QUTRIT construction significantly outperforms the QUBIT construction. The
QUBIT+ANCILLA bars are drawn with dashed lines to emphasize that it has access to an extra ancilla bit, unlike our construc-
tion.
√
N ). However, recent work has experimentally demonstrated fully-
connected superconducting quantum systems via random access
memory [62]. Such systems would also be well matched to our
circuit construction.
For completeness, Figure 11 also shows fidelities for the
QUBIT+ANCILLA circuit benchmark, which augments the ancilla-
free QUBIT circuit with a single dirty ancilla. SinceQUBIT+ANCILLA
has linearity constants ∼ 10x better than the ancilla-free qubit cir-
cuit, it exhibits significantly better fidelities. While our QUTRIT
circuit still outperforms the QUBIT+ANCILLA circuit, we expect
a crossing point where augmenting a qubit-only Generalized Tof-
foli with enough ancilla would eventually outperform QUTRIT.
However, we emphasize that the gap between an ancilla-free and
constant-ancilla construction for the Generalized Toffoli is actually
a fundamental rather than an incremental gap, because:
• Constant-ancilla constructions prevent circuit paralleliza-
tion. For example, consider the parallel execution of N /k
disjoint Generalized Toffoli gates, each of width k for some
constantk . An ancilla-free Generalized Toffoli would pose no
issues, but an ancilla-augmented Generalized Toffoli would
require Θ(N /k) ancilla. Thus, constant-ancilla constructions
can impose a choice between serializing to linear depth or
regressing to linear ancilla count. The Incrementer circuit in
Figure 7 is a concrete example of this scenario–any multiply-
controlled gate decomposition requiring a single clean ancilla
or more than 1 dirty ancilla would contradict the parallelism
and reduce runtime.
• Even if we only consider serial circuits, given the exponential
advantage of certain quantum algorithms, there is a signif-
icant practical difference between operating at the ancilla-
free frontier and operating just a few data qubits below the
frontier.
While we only performed simulations up to 14 inputs in width,
we would see an even bigger advantage in larger circuits because
our construction has asymptotically lower depth and therefore
asymptotically lower idle errors. We also expect to see an advantage
for the circuits in Section 5 that rely on the Generalized Toffoli,
although we did not explicitly simulate these circuits.
Our circuit construction and simulation results point towards
promising directions of future work that we highlight below:
• A number of useful quantum circuits, especially arithmetic
circuits, make extensive use of multiply-controlled gates.
However, these circuits are typically pre-compiled into single-
and two- qubit gates using one of the decompositions from
prior work, usually one that involves ancilla qubits. Revisit-
ing these arithmetic circuits from first principles, with our
qutrit circuit as a new tool, could yield novel and improved
circuits like our Incrementer circuit in Section 5.3.
• Relatedly, we see value in a logic synthesis tool that injects
qutrit optimizations into qubit circuits, automated in fashion
inspired by classical reversible logical synthesis tools [63, 64].
• While d = 3 qutrits were sufficient to achieve the desired
asymptotic speedups for our circuits of interest, there may
be other circuits that are optimized by qudit information
carriers for larger d . In particular, we note that increasing
d and thereby increasing information compression may be
advantageous for hardware with limited connectivity.
Independent of these future directions, the results presented
in this work are applicable to quantum computing in the near
term, on machines that are expected within the next five years.
The net result of this work is to extend the frontier of what is
computable by quantum hardware, and hence to accelerate the
timeline for practical quantum computing, rather than waiting for
better hardware. Emphatically, our results are driven by the use
of qutrits for asymptotically faster ancilla-free circuits. Moreover,
we also improve linearity constants by two orders of magnitudes.
Finally, as verified by our open-source circuit simulator coupled
with realistic noise models, our circuits are more reliable than qubit-
only equivalents. Our results justify the use of qutrits as a path
towards scaling quantum computers.
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A DETAILED NOISE MODEL
We chose noise models that represent realistic near-term machines.
We first present a generic, parametrized noise model in that is
roughly applicable to all quantum systems. Next, we present specific
parameters, under the generic noise model, that apply to near-term
superconducting quantum computers. Finally, we present a specific
noise model for 171Yb+ trapped ions.
A.1 Generic Noise Model
The general form of a quantum noise model is expressed by the
Kraus Operator formalism which specifies a set of matrices, {Ki },
each capturing an error channel. Under this formalism, the evo-
lution of a system with initial state σ = |Ψ⟩ ⟨Ψ| is expressed as a
function E(σ ), where:
E (σ ) = E (|Ψ⟩ ⟨Ψ|) =∑
i
KiσK
†
i (1)
where † denotes the matrix conjugate-transpose.
A.1.1 Gate Errors. For a single qubit, there are four possible error
channels: no-error, bit flip, phase flip, and phase+bit flip. These
channels can be expressed as products of the Pauli matrices:
X =
(
0 1
1 0
)
and Z =
(
1 0
0 −1
)
which correspond to bit and phase flips respectively. The no-error
channel is X 0Z 0 = I and the phase+bit flip channel is the product
X 1Z 1.
In the Kraus operator formalism, we express this single-qubit
gate error model as
E(σ ) =
1∑
j=0
1∑
k=0
pjk (X jZk )σ (X jZk )† (2)
where pjk denotes the probability of the corresponding Kraus op-
erator.
This gate error model is called the Pauli or depolarizing channel.
We assume all error terms have equal probabilities, i.e. pjk = p1
for j,k , 0. This assumption of symmetric depolarizing is standard
and is used by most noise simulators [43]. Under this model, the
error channel simplifies to:
E(σ ) = (1 − 3p1)σ +
∑
jk ∈{0,1}2\00
p1(X jZk )σ (X jZk )† (3)
For two-qubit gate errors, the Kraus operators are the Cartesian
product of the two single-qubit gate error Kraus operators, leading
to the noise channel:
E(σ ) = (1 − 15p2)σ +
∑
jklm∈{0,1}4\0000
p2KjklmσK
†
jklm (4)
where p2 is the probability of each error term and Kjklm = X jZk ⊗
X lZm .
Next, for qutrits, we have a similar form, except that there are
now more possible error channels. We now use the generalized
Pauli matrices:
X+1 =
©­­«
0 0 1
1 0 0
0 1 0
ª®®¬ and Z3 =
©­­«
1 0 0
0 e2π i/3 0
0 0 e4π i/3
ª®®¬
The Cartesian product of {I ,X+1,X 2+1} and {I ,Z3,Z 23 } constitutes
a basis for all 3x3 matrices. Hence, this Cartesian product also
constitutes the Kraus operators for the single-qutrit gate error
[42, 65, 66]:
E(σ ) = (1 − 8p1)σ +
∑
jk ∈{0,1,2}2\00
p1(X j+1Zk3 )σ (X
j
+1Z
k
3 )† (5)
and similarly, the two-qutrit gate error channel is:
E(σ ) = (1 − 80p2)σ +
∑
jklm∈
{0,1,2}4\0000
p2KjklmσK
†
jklm (6)
Note that in this model, the dominant effect of using qutrits
instead of qubits is that the no-error probability for two-operand
gates diminishes from 1−15p2 to 1−80p2, as expressed by equations
4 and 6 respectively.
A.1.2 Idle Errors. For qubits, the Kraus operators for amplitude
damping are:
K0 =
(
1 0
0
√
1 − λ1
)
and K1 =
(
0
√
λ1
0 0
)
(7)
For qutrits, the Kraus operator for amplitude damping can be
modeled as [66, 67]:
K0 =
©­­«
1 0 0
0
√
1 − λ1 0
0 0
√
1 − λ2
ª®®¬ , K1 =
©­­«
0
√
λ1 0
0 0 0
0 0 0
ª®®¬ ,
and K2 =
©­­«
0 0
√
λ2
0 0 0
0 0 0
ª®®¬ (8)
As discussed in Section 6.1, these noise channels are incoherent
(non-unitary), which means that the probability of each error oc-
curring depends on the current state. Specifically, the probability
of the Ki channel affecting the state |Ψ⟩ is ∥Ki |ψ ⟩ ∥2 [13].
A.2 Superconducting QC
We picked four noise models based on superconducting quantum
computers that are expected in the next few years. These noise
models comply with the generic noise model above and are thus
parametrized by p1, p2, λ1, and λ2. The λm terms are given by [67]:
λm = 1 − e−m∆t/T1 (9)
where ∆t is the duration of the idling and T1 is associated with the
lifetime of each qubit.
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A.3 Trapped Ion 171Yb+ QC
Based on calculations from experimental parameters for the trapped
ion qutrit, we know the specific Kraus operator types for the error
terms, which deviate slightly from those in the generic error model.
The specific Kraus operator matrices are provided at our GitHub
repository [33].
We chose three noise models: TI_QUBIT, BARE_QUTRIT, and
DRESSED_QUTRIT. Both TI_QUBIT and DRESSED_QUTRIT take
advantage of clock states and thus have very small idle errors. They
both would be ideal candidates for a qudit. The BARE_QUTRIT
will suffer more from idle errors as it is not strictly defined on
clock states but will require less experimental resources to prepare.
Idle errors are very small in magnitude and manifest as coherent
phase errors rather than amplitude damping errors as modeled in
Section 7.1.2. We also do not consider leakage errors. These errors
could be handled for Yb+ by treating each ion as a d = 4 qudit,
regardless of whether we use it as a qubit or a qutrit.
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